Abstract-The ability to localize defects in order to understand failure mechanisms in complex superconducting electronics circuits, while operating at low temperature, does not yet exist. This work applies thermally-induced voltage alteration (TIVA), to a biased superconducting electronics (SCE) circuit at ambient temperature. TIVA is a commonly used, laser-based failure analysis technique developed for silicon-based microelectronics. The nonoperational circuit consisted of an arithmetic logic unit (ALU) in a high-frequency test bed designed at HYPRES and fabricated by MIT Lincoln Laboratory using their SFQ5ee process. Localized TIVA signals were correlated with reflected light images at the surface, and these sites were further investigated by scanning electron microscopy imaging of focused ion-beam cross-sections. The areas investigated, where prominent TIVA signals were observed, showed seams in the Nb wiring layers at contacts to Josephson junctions or inductors and/or disrupted junction morphologies. These results suggest that the TIVA technique can be used at ambient temperature to diagnose fabrication defects that may cause low temperature circuit failure.
I. INTRODUCTION
T HE deployment of superconducting electronics (SCE) for low-power, high-performance computing [1] will require high yield for logic circuits. The low-temperature performance of individual Josephson junctions as well as complex circuits containing these devices is dependent on strict control of fabrication and processing parameters. The ability to localize defects in multilayer circuits containing thousands of components is extremely challenging, since electronic characterization of individual junctions, inductors, and vias is not possible. Similar challenges have been encountered in the silicon-based microelectronics industry, where laser scanning failure analysis techniques for biased complex circuits have been developed in order to localize and then characterize isolated defects. Siliconbased circuits are designed to operate at ambient temperature, so analysis under bias replicates operating conditions. SCE circuits are designed to operate at low temperatures, where components and wiring have completely different electronic properties than they do at ambient temperature.
The goal of this work was to determine whether a commonly used, laser scanning failure analysis technique developed for silicon-based microelectronics, thermally-induced voltage alteration (TIVA) [2] - [6] , can be applied to a biased SCE circuit at ambient temperature to successfully locate defects that may be responsible for the failure of circuit operation at low temperature. Our results show that isolated defects that could explain circuit failure were localized with TIVA, proving the potential of this technique for SCE failure analysis.
II. EXPERIMENTAL METHODS
TIVA measurements were performed in a commercial Checkpoint Infrascan 400TDM scanning laser microscope. Fig. 1 shows the layout of the circuit that was biased with a 10 µA 1051-8223 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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dc current applied between one of the bias pads (shown in red) and ground (inner pads). Testing at low temperature showed that clock propagation through this ALU was not observed. During TIVA measurements, a laser is scanned across surface of the circuit, while localized changes in voltage are simultaneously measured. Voltage changes can arise due to the interaction of defects with the change in temperature caused by laser heating. A spatial map of the voltage change (referred to as TIVA images below) is acquired so that a one to one correspondence can be made to the reflected light image of the circuit. The TIVA images obtained for this ALU depended upon the bias pads chosen.
In this paper we discuss results for applying a bias to pad 36, the ALU input, while scanning with a 532 nm continuous wave (CW) laser. In order to identify possible defects associated with the most prominent TIVA signals observed, a Helios G4 UX Dual Beam Focused Ion Beam/Scanning Electron Microscope (FIB/SEM) was used to cut and image cross-sectional areas of the circuit. Pt was deposited in-situ over the areas of interest prior to FIB cutting in order to protect the top layers from damage and to minimize curtaining. Cross-sections were cut with a 30 kV Ga ion beam at currents corresponding to 30-70 nm/slice. SEM imaging was performed under conditions optimized to maximize resolution while minimizing charging of the interlayer SiO 2 dielectric, 5 kV, 0.1 nA.
III. TIVA MEASUREMENTS
The reflected light image of the area indicated by the red square connected to pad 36 ( Fig. 1 ) and the corresponding TIVA image are shown in Fig. 2 . The TIVA image contains many localized sites that produce either a positive or negative change in voltage as the laser beam scans the surface. Despite the fact that most of the energy from the laser beam will be reflected from metal surfaces, a few percent is absorbed, causing local heating on the order of several°C [3] . Most failure analysis techniques based on scanning laser microscopy, including TIVA, use a direct comparison of TIVA images obtained on identical circuits with and without failure (i.e., a reference circuit). Reference circuits may also show sites with TIVA signals that are generated due to the interaction of the laser with different materials (e.g., Seebeck effects), where these sites are not defect sites. A direct comparison between the TIVA images obtained on the reference circuit and those obtained on the failed circuit allow the true defect sites to be clearly identified, thus eliminating the sites that are common to both circuits from consideration for FIB/SEM analysis. In this study, a reference circuit, i.e., an identical ALU that performed as expected, was not available, so defect sites could not be a priori distinguished from non-defect sites, requiring several sites with prominent TIVA signals to be selected for FIB/SEM analysis. In order to identify true defect sites even without reference, we studied different circuits by comparing TIVA images with and without applied circuit bias, as well as using a pulsed laser at frequencies ranging from 10-100 kHz [9] . These techniques help reduce the number of TIVA signals obtained when the sample is biased and scanned using a CW laser. Our FIB analysis is still ongoing. Three different types of prominent TIVA signal sites observed in Fig. 2b were chosen for FIB analysis as indicated by the arrows labeled Cuts A-C. These sites showed the highest magnitude change in voltage in response to energy absorbed from the scanning laser beam. Cut A shows a series of bright localized circles along the bright power line leading to pad 36 at a 45°angle to the lower left of the image. Cut B shows four sets of identical columns, and Cut C shows a set of two lower intensity dark rectangles. Overlaying the TIVA image on the corresponding reflected light images allows these specific areas of the circuit to be identified.
A magnified view of the GDSII circuit layout in the area of Cuts A, B, and C is shown in Fig. 3 . The series of TIVA signals labelled Cut A in Fig. 2b correspond to a series of contacts between the Mo-N high kinetic inductance layer L0 deposited directly on the SiO 2 /Si substrate and the Nb layer M0 above it, as indicated by the Cut A arrow to one contact area in Fig. 3 . These L0 to M0 contacts are part of the inductor network that brings power into the ALU. A TIVA signal might be expected here if the contact resistance changed upon laser heating. The TIVA signal columns labelled Cut B in Fig. 2b are associated with the series of junctions and vias labelled Cut B in Fig. 3 . A TIVA signal could be produced here if the conductance through these circuit elements changed upon laser heating. The less prominent TIVA signal labeled Cut C in Fig. 2b and shown in the upper left corner of Fig. 3 is also associated with an area containing junctions, vias and an underlying L0 layer.
IV. FIB ANALYSIS
Cross-sectional FIB cuts were performed in each of the areas labelled Cuts A-C in Fig. 2b . An SEM image of the FIB crosssection from Cut A is shown in Fig. 4 , where L0 connects to M0. Away from the contact via, L0 is 56 nm thick, but at the bottom of the via it is only 10 nm thick. Consecutive images taken every 50-70 nm through the width of the via showed that contact was maintained between the two layers, with no evidence of a high resistance layer between the two metals. This result suggests that power should be provided through the inductor network to the ALU. Although seams in the M0 Nb layer were observed at the edges of the contact via, (indicated by the red arrows in Fig. 4) , the resulting constriction in the path for current flow is not expected to cause a problem since the ALU operating current is on the order of 1 mA and the full thickness of the Nb layer should have a critical current >30 mA. Identical results were observed at three of these L0 to M0 contacts, indicating that despite the existence of TIVA signals at these locations, no fatal defects were observed. Fig. 2b and Fig. 3 . FIB cross-sectional analysis was performed at all the circuit components, including Josephson junctions with their associated shunt resistors, vias, SiO 2 interlayer dielectric, and Nb wiring in the area labeled Cut B in Fig. 3 . Only one significant defect was seen at the same junction in each of the repeating four columns where TIVA signals were observed. An SEM image of this junction, located directly above a via, is shown in Fig. 5a . It is clear that the morphology of the junction is significantly disrupted on one side, where an extended area of the interlayer SiO 2 dielectric has a localized depression above the via due to incomplete chemical mechanical polishing. In this case, the heating of the junction caused by the scanning laser beam during TIVA analysis induced a localized change in the measured voltage, associated with a local change in resistance across the junction. The critical current of these Nb/Al-AlOx/Nb junctions relies on the uniformity of an aluminum oxide layer ∼1 nm in thickness, which is not likely to survive such a deformity. In this case, our TIVA/FIB/SEM analysis led to the discovery of this likely fatal defect for ALU operation.
FIB/SEM analysis of the area labelled Cut C in the TIVA image (Fig. 2b) did not show any significant defects. The Nb wiring contact to a junction in this area did show seams at the edge of the wiring via, Fig. 5b . However, as was discussed above for the Cut A area, the wiring was continuous at each FIB slice through the center of the via, so it should not cause a problem for the ∼1 mA current required for ALU operation.
V. CONCLUSION
Ambient temperature TIVA was successfully used to locate isolated defects in an extremely complex SCE ALU circuit containing thousands of individual components. Cross-sectional FIB combined with SEM imaging identified a potentially fatal defect for low temperature operation -Josephson junctions located directly above vias with incomplete CMP of the interlayer dielectric. The fact that all locations producing TIVA signals did not correspond to the presence of fatal defects is consistent with TIVA analysis of silicon-based microelectronics, where a reference (working) circuit is used to distinguish between defect and non-defect signals. These results clearly demonstrate the potential of TIVA for failure analysis of complex SCE circuits biased at ambient temperature.
